Design MOD-6 ASynchronous Counter
DIVE Technologies
Design MOD-6 ASynchronous Counter
4:05
Sequence generator
DIVE Technologies
Sequence generator
5:15
Continuous A/D Convertor
DIVE Technologies
Continuous A/D Convertor
4:42
Encoders and Priority Encoder
DIVE Technologies
Encoders and Priority Encoder
12:47
Design MOD-6 Synchronous Counter
DIVE Technologies
Design MOD-6 Synchronous Counter
7:13
Design of a 4-bit combinational circuit 2's complementer
DIVE Technologies
Design of a 4-bit combinational circuit 2's complementer
7:56
Maximum allowed frequency in Ripple counters
DIVE Technologies
Maximum allowed frequency in Ripple counters
9:15
Multiplexer with Tri state gates
DIVE Technologies
Multiplexer with Tri state gates
8:39
Edge trigerred flip flops
DIVE Technologies
Edge trigerred flip flops
15:15
Binary Division
DIVE Technologies
Binary Division
5:42
Seven segment decoders
DIVE Technologies
Seven segment decoders
11:15
Master Slave JK Flip -Flop
DIVE Technologies
Master Slave JK Flip -Flop
12:07
Overflow in addition of signed binary numbers
DIVE Technologies
Overflow in addition of signed binary numbers
5:39
Question 6.25 (c) part Morris Mano
DIVE Technologies
Question 6.25 (c) part Morris Mano
10:14
Tri State devices
DIVE Technologies
Tri State devices
8:45
Single slope ADC
DIVE Technologies
Single slope ADC
9:48
Content Addressable Memory
DIVE Technologies
Content Addressable Memory
9:06
Timer 555 as Bistable Multivibrator
DIVE Technologies
Timer 555 as Bistable Multivibrator
10:50
Binary Counter as frequency divider
DIVE Technologies
Binary Counter as frequency divider
9:47
Memory Decoding
DIVE Technologies
Memory Decoding
9:21
Programmable Array Logic
DIVE Technologies
Programmable Array Logic
8:26
Programmable Logic Array
DIVE Technologies
Programmable Logic Array
12:48
Read Only Memory
DIVE Technologies
Read Only Memory
13:55
Decade Counter Asynchronous
DIVE Technologies
Decade Counter Asynchronous
9:58
Asynchronous inputs in flip flops
DIVE Technologies
Asynchronous inputs in flip flops
6:45
Design a 4-bit counter to count in Gray Code sequence
DIVE Technologies
Design a 4-bit counter to count in Gray Code sequence
10:12
BCD Subtractor
DIVE Technologies
BCD Subtractor
13:00
Decade Counter Synchronous
DIVE Technologies
Decade Counter Synchronous
11:28
Random Access Memory
DIVE Technologies
Random Access Memory
14:58
Question 2.17 and 2.22 Morris Mano
DIVE Technologies
Question 2.17 and 2.22 Morris Mano
11:44
Question 6.25 (b) part Morris Mano
DIVE Technologies
Question 6.25 (b) part Morris Mano
9:13
Question 6.11 Morris Mano
DIVE Technologies
Question 6.11 Morris Mano
21:04
Ring and Johnson counter
DIVE Technologies
Ring and Johnson counter
3:58
conversion of flip flops
DIVE Technologies
conversion of flip flops
21:25
Binary Multiplication, array multiplier
DIVE Technologies
Binary Multiplication, array multiplier
15:24
Race condition in Flip Flops
DIVE Technologies
Race condition in Flip Flops
9:44
Question 3.12,3.13 and 3.14 Morris Mano
DIVE Technologies
Question 3.12,3.13 and 3.14 Morris Mano
8:37
Code conversion from 2421 to 84-2-1 code and its circuit
DIVE Technologies
Code conversion from 2421 to 84-2-1 code and its circuit
15:19
Boolean Function Implementation with Multiplexers
DIVE Technologies
Boolean Function Implementation with Multiplexers
5:49
Carry lookahead adder
DIVE Technologies
Carry lookahead adder
5:41
Universal Shift Register
DIVE Technologies
Universal Shift Register
3:30
Applications of Timer 555
DIVE Technologies
Applications of Timer 555
14:35
Glitch Problem in Asynchronous counters
DIVE Technologies
Glitch Problem in Asynchronous counters
13:49
Question 6.25 (d) part Morris Mano
DIVE Technologies
Question 6.25 (d) part Morris Mano
13:49
Boolean Function Implementation with decoders
DIVE Technologies
Boolean Function Implementation with decoders
3:49
Changing the counter modulus
DIVE Technologies
Changing the counter modulus
13:25
Parity generator and checker
DIVE Technologies
Parity generator and checker
9:28
A/D Accuracy and Resolution
DIVE Technologies
A/D Accuracy and Resolution
5:20
question 5.23 and 5.25 Morris Mano
DIVE Technologies
question 5.23 and 5.25 Morris Mano
10:40
Question 6.6 Morris Mano
DIVE Technologies
Question 6.6 Morris Mano
10:16
Error Detection and correction codes
DIVE Technologies
Error Detection and correction codes
14:31
Design of ExOR and ExOR Gate with minimum number of NORGates
DIVE Technologies
Design of ExOR and ExOR Gate with minimum number of NORGates
15:27
Classification of Memories
DIVE Technologies
Classification of Memories
13:26
Analysis of combinational circuits
DIVE Technologies
Analysis of combinational circuits
9:02
Question 6.7 Morris Mano
DIVE Technologies
Question 6.7 Morris Mano
9:45
Design of ExOR and ExOR Gate with minimum number of Nand Gates
DIVE Technologies
Design of ExOR and ExOR Gate with minimum number of Nand Gates
5:00
Types of Registers
DIVE Technologies
Types of Registers
13:02
Overflow in addition of signed binary numbers | CSE USICT
DIVE Technologies
Overflow in addition of signed binary numbers | CSE USICT
5:39
Presettable Counters
DIVE Technologies
Presettable Counters
9:51
Analyis of clocked sequential circuits including Moore and Mealey Machines
DIVE Technologies
Analyis of clocked sequential circuits including Moore and Mealey Machines
14:47